Question 21 : Which model is used to denote the boolean functions?
1. switch level
2. gate level model
3. circuit level
4. layout model
View Answer   Discuss with Members

Question 22 : Which of the following is an analogue extension of the VHDL?
1. VHDL-AMS
2. System VHDL
3. Verilog
4. System Verilog
View Answer   Discuss with Members

Question 23 : Which wait statement does follow duration?
1. wait for
2. wait
3. wait until
4. wait on
View Answer   Discuss with Members

Question 24 : Which C++ class is similar to the hardware description language like VHDL?
1. SystemC
2. Verilog
3. C
4. JAVA
View Answer   Discuss with Members

Question 25 : What does ESL stand for?
1. EEPROM system level
2. Electronic-system level
3. Electrical system level
4. Electron system level
View Answer   Discuss with Members

Question 26 : Which of the following is a C++ class library?
1. C++
2. C
3. JAVA
4. SystemC
View Answer   Discuss with Members

Question 27 : Which of the following is an abstraction of the signal voltage?
1. level
2. strength
3. nature
4. size
View Answer   Discuss with Members

Question 28 : How many kinds of wait statements are available in the VHDL design?
1. 3
2. 4
3. 5
4. 6
View Answer   Discuss with Members

Question 29 : Which model includes geometric information?
1. switch-level model
2. layout model
3. gate level model
4. register-transfer level
View Answer   Discuss with Members

Question 30 : Which of the following describes the connections between the entity port and the local component?
1. port map
2. one-to-one map
3. many-to-one map
4. one-to-many maps
View Answer   Discuss with Members