Specification on Embedded System related Questions and Answers


Question :   Each unit to be modelled in a VHDL design is known as
1. behavioural model
2. design architecture
3. design entity
4. structural model
Answer :   3 - design entity  

* Be the First to Post a Comment.

Submit comment :


Captcha Image
Reload

Ask Question

Captcha Image
Reload

Note : Name and Email never shown.





Subscribe


Become a part of EducationForever. Subscribe to our FREE Newsletter